



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/761,235 | 01/22/2004 | Kazuhiro Shimizu | 347968US2 | 2032 |

22850 7590 07/20/2006

C. IRVIN MCCLELLAND
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.
1940 DUKE STREET
ALEXANDRIA, VA 22314

EXAMINER

ARENA, ANDREW OWENS

ART UNIT

PAPER NUMBER

2811

DATE MAILED: 07/20/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|------------------------|---------------------|--|
| Office Action Summary | Application No. | Applicant(s) | |
| | 10/761,235 | SHIMIZU, KAZUHIRO | |
| | Examiner | Art Unit | |
| | Andrew O. Arena | 2811 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 June 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,6,9 and 10 is/are rejected.
- 7) ☐ Claim(s) 3-5,7,8 and 11 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>Jun 30, 2006</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

Applicant's request for reconsideration of the finality of the rejection of the last Office action (05/03/2006) is persuasive; the finality of that action is withdrawn.

Drawings

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "plurality of field plates are respectively connected to said plurality of conductive films" (claim 11) must be shown or the feature canceled from the claim. No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New

Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Semiconductor device with improved RESURF features including isolation trench having dotted-line structure.

The title should not refer to a method of making, since all method claims have been cancelled.

Claim Objections

Claim 6 is objected to because the recitation “the greatest possible depth” renders the claim unclear. The word “possible” is so broad that the scope of the claim is indefinite. The claim would be clear without the word “possible”.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claim 2 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim contains subject matter that was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor, at the time the application was filed, had possession of the claimed invention.

Claim 2 recites "a second trench isolation structure not connected to said first trench isolation structure". Referring to the specification and applicant's response filed 06/30/2006, the first trench isolation structure is labeled "8a" while the second trench isolation structure can be considered either "8c" or "8d". Referring to Fig 15 (or Fig 19), said isolation structures are clearly connected (bottom portions in figures) by the trench labeled "8b" (also by impurity region "3": see pg 11 ln 3 and pg 23 ln 23-34). The claim limitation "not connected" lacks support in either applicant's specification or drawings.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action (dated 05/03/2006).

Claims 1, 2, 6, 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Terashima (US 5,894,156) in view of Leonardi (US 6,798,037) and Ludikhuize (US 5,883,413).

Regarding claim 1, Terashima discloses a semiconductor device (Fig 12; col 1) comprising:

a semiconductor substrate (1; In 22) of a first conductivity type (p);

a semiconductor layer (2; In 22) of a second conductivity type (n) provided on said semiconductor substrate;

a first impurity region (leftmost 3; In 22) of said first conductivity type (p) provided in said semiconductor layer, extending from an upper surface of said semiconductor layer to reach an interface with said semiconductor substrate, said first impurity region defining a RESURF isolation region (everything right of leftmost 3);

a first isolation structure (rightmost 3) provided in said semiconductor layer defined in said RESURF isolation region to be connected to said first impurity region (via substrate 1), extending from said upper surface of said semiconductor layer to reach at least the vicinity of said interface with said semiconductor substrate, said first isolation structure and said first impurity region together defining a first isolation region (between 3s) in said RESURF isolation region;

a semiconductor element (rightmost 6) provided in said semiconductor layer defined in said RESURF isolation region excluding said first trench isolation region; and

a first MOS transistor (nch RESURF MOSFET; In 19), comprising

a second impurity region (middle 5) of said second conductivity type (n) provided in said upper surface of said semiconductor layer defined in said first trench isolation region, said second impurity region being connected to a drain electrode (8) of said first MOS transistor,

a third impurity region (leftmost 6) of said first conductivity type (p) provided in said upper surface of said semiconductor layer defined between said first and second impurity regions, and

a first source region (leftmost 5) of said second conductivity type (n) provided in an upper surface of said third impurity region.

Further regarding claim 1, Terashima differs from the claimed invention in not disclosing said first isolation structure is a trench isolation structure and in not disclosing a buried impurity region of said second conductivity type provided directly below said second impurity region.

Leonardi discloses (Fig 4) a trench isolation structure (10; col 4 ln 17-20) to be used in any device having junction isolation (col 4 ln 45-59).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Terashima in view of Leonardi such that said first isolation structure includes a trench isolation structure; at least avoid parasitic effects (Leonardi: col 4 ln 50-53).

Ludikhuize discloses (Fig 1) an n-type buried impurity region (18; col 4 ln 33) directly below a second impurity region (6) at the interface between epi layer (4) and substrate (3), higher in concentration (col 4 ln 33) than the epi layer (col 3 ln 45).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Terashima in view of Ludikhuize such that a buried impurity region of said second conductivity type is provided directly below said second impurity region and at said interface between said semiconductor layer and said

semiconductor substrate, said buried impurity region being higher in impurity concentration than said semiconductor layer; at least to effectively drain charge corresponding to voltage peaks at the drain (Ludikhuize: col 2 ln 13-19, col 4 ln 33-67).

Regarding claim 2, Terashima discloses (Fig 12) an isolation structure (rightmost 3) provided in said semiconductor layer defined in said RESURF isolation region to be connected to said first impurity region (via 1), extending from said upper surface of said semiconductor layer to reach at least the vicinity of said interface with said semiconductor substrate, said isolation structure and said first impurity region together defining an isolation region (between 3s) in said RESURF isolation region.

Terashima differs from the claimed invention in not disclosing a second trench isolation structure.

Leonardi discloses (Fig 4) a trench isolation structure (10; col 4 ln 17-20) comprising plural trench isolation structures (10 made of plural sets 4*5*) not connected to, and separated by a certain distance from, one another.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Terashima in view of Leonardi such that a second trench isolation structure not connected to said first trench isolation structure and separated by a certain distance from said first trench isolation structure is provided in said semiconductor layer defined in said RESURF isolation region to be connected to said first impurity region, extending from said upper surface of said semiconductor layer to reach at least the vicinity of said interface with said semiconductor substrate, said second trench isolation structure, said first impurity region, and said first trench isolation

structure together defining said first trench isolation region in said RESURF isolation region; at least for improved electrical isolation.

Regarding claim 6, Terashima as modified above discloses (Fig 12) said first trench isolation structure (rightmost 3) reaches said semiconductor substrate (1), and wherein an end portion of said first trench isolation structure reaches a depth shallower than the [greatest possible] depth (same depth as 4) of said buried impurity region.

Regarding claim 9, Terashima (Fig 12) as modified above discloses all structural limitations of the claimed trench isolation structure and MOS transistor.

Terashima (Fig 12) as modified above differs from the claimed invention in not disclosing a second trench isolation structure and a second MOS transistor.

Terashima (Fig 7) discloses an analogous device having a first and a second isolation structure (separating MOSFETs from island region) provided in a semiconductor layer (12b) defined in a RESURF isolation region and having a first and a second MOS transistor (two nch RESURF MOSFET).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to further modify Terashima (Fig 12) as already modified above in view of Terashima (Fig 7) such that it further comprises:

a second trench isolation structure provided in said semiconductor layer defined in said RESURF isolation region to be connected to said first impurity region, extending from said upper surface of said semiconductor layer to reach at least the vicinity of said interface with said semiconductor substrate, said second trench isolation structure and

said first impurity region together defining a second trench isolation region in said RESURF isolation region, and

a second MOS transistor, comprising

a fourth impurity region of said second conductivity type (n) provided in said upper surface of said semiconductor layer defined in said second trench isolation region, said fourth impurity region being connected to a drain electrode of said first MOS transistor,

a fifth impurity region of said first conductivity type (p) provided in said upper surface of said semiconductor layer defined between said first and fourth impurity regions, and

a second source region of said second conductivity type (n) provided in an upper surface of said fifth impurity region;

at least so a plurality of level shift elements can be connected to one resurf isolation island region (col 8 ln 39-40).

Regarding claim 10, Terashima discloses (Fig 12; col 1) an interconnect line (8; ln 25) provided over said first trench isolation structure to be electrically connected to said drain electrode (portion of 8 contacting 5 is drain electrode), and

a field plate (11; ln 49) held between said first trench isolation structure and said interconnect line,

wherein said field plate is an electrode which is electrically connected to said semiconductor layer defined in said first trench isolation region (11 is connected to 3 which is connected to 2; col 1 ln 29-31).

Allowable Subject Matter

Claims 3-5, 7, 8, and 11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: the references of record, alone or in combination, fail to disclose at least the following limitation required by dependent claims 3, 5, and 7:

“said in-line portion including a plurality of spaced-apart conductive films”.

Response to Arguments

Applicant's arguments filed 06/30/2006 regarding the “p+ diffusion region [of Terashima]” and the “buried diffusion region [of Nagatani]” have been considered but are moot in view of the new grounds of rejection.

Applicant's arguments filed 06/30/2006 that “the trench isolation structures 8c and 8d in figure 19 support the ‘second trench isolation structure’ of claim 5” has been fully considered and is persuasive. The rejection of claim 5 under 35 U.S.C. § 112, and the rejections of claims 3-5, 7, 8, and 11 under 35 U.S.C. § 103 have been withdrawn.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew O. Arena whose telephone number is (571) 272-5976. The examiner can normally be reached on M-F 8:30-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Andrew O Arena
11 July 2006

Steven Loke
Primary Examiner
Steven Loke